如何在ISE中更新老版本的IP核

在ISE中打开以前做的一个工程时,总是不停地提示
INFO:sim:760 - You     can   use the CORE Generator IP upgrade flow to upgrade the selec     te   d IP Block_Memory_Generator v3.1 to a more recent ve     rs   ion.
老版本是ISE11.1中生成的,现在用12.4了,推荐更新IP核。于是摸索了一下,找到了下面的步骤:
1. 在导航窗口中选择IP核生成的文件
2. 在core generator中双击manager core,如图所示

 如何在ISE中更新老版本的IP核_设计制作_MEMS/传感技术

3. 点击出现的xilinx core generator窗口中,Ac     ti   ons下面的Update and regenerate……那一项即可,然后会出现提示:
Welcome to Xilinx CORE Generator.
Help system ini  TI alized.
Opening project file D:\dul_     ram   \ipcore_dir\coregen.cgp.
INFO:sim:760 - You can use the CORE Generator IP upgrade flow to upgrade the selected IP Block_Memory_Generator v3.1 to a more recent version.
Project, 'coregen', ini  TI alised f     rom   file 'D:\dul_ram\ipcore_dir\coregen.cgp'.
Upgrade and regenerate all project IP (latest versions, under current project set  TI ngs)
Applying current project op  TI ons...
Finished applying current project options.
Applying current project options...
Finished applying current project options.
Upgr     adi   ng IP dul_ram to Block Memory Generator version 4.3
Launching upgrade viewer...
Launched upgrade viewer.
Initializing IP model...
Finished initialising IP model.
Generating IP...
WARNING:sim:89 - A core named already exists in the output directory. Output products for this core may be overwritten.
Initializing IP model...
WARNING:sim:602 - The parameter 'Port_B_Write_Rate' is disab     led   and can't be set to any other value than '0'. Its value will be reset from '50' to its last valid value '0'.
WARNING:sim:192 - Xco Parameter changed from (Port_B_Write_Rate,50) to (Port_B_Write_Rate,0) during Recusto     mi   zation.
Finished initialising IP model.
XST: HDL Com     pi   lation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating ISE symbol file...
WARNING:coreutil - WARNING: Default charset GBK not supported, using ISO-8859-1 instead
Generating NGC file.
Finished Generation Stage.
Generating IP instantiation template...
VHDL instantiation template already present, so not regenerating.
WARNING:coreutil - WARNING: Default charset GBK not supported, using ISO-8859-1 instead
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
INFO:sim - Created backup directory D:\dul_ram\ipcore_dir\tmp\backup_dul_ram\
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.

4
176
0
72

相关资讯

  1. 1、制冷设备及系统的“心脏”,压缩机各品类市场表现如何?577
  2. 2、Maxim模数转换器MAX11046的功能特点及应用设计4009
  3. 3、液态硬盘的作用是什么液态硬盘怎么安装4789
  4. 4、新型智能型光伏双伺服跟踪系统的设计3112
  5. 5、一场由口罩引发的自动化变革1814
  6. 6、PCB板上抑制EMC干扰的各种方法总结4399
  7. 7、直流电机的噪音来源1685
  8. 8、西门子卡车巡展走进武汉以数字化技术携手客户共创智能基础设施新生态4752
  9. 9、从全国两会看制造业发展新趋势2479
  10. 10、再现负增长!中国4月工业企业利润同比下降3.7%1548
全部评论(0)
我也有话说
0
收藏
点赞
顶部