如何在ISE中更新老版本的IP核

在ISE中打开以前做的一个工程时,总是不停地提示
INFO:sim:760 - You     can   use the CORE Generator IP upgrade flow to upgrade the selec     te   d IP Block_Memory_Generator v3.1 to a more recent ve     rs   ion.
老版本是ISE11.1中生成的,现在用12.4了,推荐更新IP核。于是摸索了一下,找到了下面的步骤:
1. 在导航窗口中选择IP核生成的文件
2. 在core generator中双击manager core,如图所示

 如何在ISE中更新老版本的IP核_设计制作_MEMS/传感技术

3. 点击出现的xilinx core generator窗口中,Ac     ti   ons下面的Update and regenerate……那一项即可,然后会出现提示:
Welcome to Xilinx CORE Generator.
Help system ini  TI alized.
Opening project file D:\dul_     ram   \ipcore_dir\coregen.cgp.
INFO:sim:760 - You can use the CORE Generator IP upgrade flow to upgrade the selected IP Block_Memory_Generator v3.1 to a more recent version.
Project, 'coregen', ini  TI alised f     rom   file 'D:\dul_ram\ipcore_dir\coregen.cgp'.
Upgrade and regenerate all project IP (latest versions, under current project set  TI ngs)
Applying current project op  TI ons...
Finished applying current project options.
Applying current project options...
Finished applying current project options.
Upgr     adi   ng IP dul_ram to Block Memory Generator version 4.3
Launching upgrade viewer...
Launched upgrade viewer.
Initializing IP model...
Finished initialising IP model.
Generating IP...
WARNING:sim:89 - A core named already exists in the output directory. Output products for this core may be overwritten.
Initializing IP model...
WARNING:sim:602 - The parameter 'Port_B_Write_Rate' is disab     led   and can't be set to any other value than '0'. Its value will be reset from '50' to its last valid value '0'.
WARNING:sim:192 - Xco Parameter changed from (Port_B_Write_Rate,50) to (Port_B_Write_Rate,0) during Recusto     mi   zation.
Finished initialising IP model.
XST: HDL Com     pi   lation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating ISE symbol file...
WARNING:coreutil - WARNING: Default charset GBK not supported, using ISO-8859-1 instead
Generating NGC file.
Finished Generation Stage.
Generating IP instantiation template...
VHDL instantiation template already present, so not regenerating.
WARNING:coreutil - WARNING: Default charset GBK not supported, using ISO-8859-1 instead
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
INFO:sim - Created backup directory D:\dul_ram\ipcore_dir\tmp\backup_dul_ram\
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.

4
176
0
72

相关资讯

  1. 1、中国自动化学会年度颁奖盛典在苏州举行4173
  2. 2、区块链技术能做什么,如何影响我们的日常生活1246
  3. 3、积分电路的波形原理解析2415
  4. 4、空气压缩机会爆炸吗_空气压缩机爆炸原因及措施4240
  5. 5、机器视觉:智能制造的“幕后推手”4133
  6. 6、盘点2018半导体产业城市“风云榜”1159
  7. 7、驱动之路-简单字符设备驱动程序2803
  8. 8、实用AGC算法的工作原理及在音频FPGA中的应用1191
  9. 9、光纤连接器研抛常见的缺陷4120
  10. 10、基于FPGA的压控晶振同步频率控制系统的研究与设计1763
全部评论(0)
我也有话说
0
收藏
点赞
顶部